The Impact of Asynchrony on Computer Architecture

Manohar, 1998

Category: CompArch

Overall Rating

2.1/5 (15/35 pts)

This thesis offers a deep dive into asynchronous computer architecture, presenting several interesting concepts within that paradigm.
the analysis must be tempered by the reality that the specific asynchronous design methodology employed (formal synthesis from CHP to QDI circuits) has remained a niche research area and has not achieved widespread commercial adoption
Translating these concepts to dominant synchronous paradigms or proving their superiority over existing highly optimized techniques [...] would require substantial, high-risk research effort.
While this thesis contains novel ideas for asynchronous architecture, particularly the use of competitive computation paths for data-dependent average-case speedup, its value for modern, actionable research is limited by its deep ties to a niche asynchronous design methodology.

particularly promising latent gem lies in Chapter 3: Parallel Prefix. Manohar demonstrates achieving significantly better average-case latency (O(log log N)) [...] by using competitive computation paths that exploit data properties
The principle from this thesis – designing hardware (or even algorithmic structures) with multiple, data-pattern-specific computation paths that race against each other – offers an unconventional approach to optimizing for the expected structure of sparse data rather than the worst-case dense scenario.
For instance, an accelerator for sparse matrix-vector multiplication could implement dedicated, asynchronous paths that are very fast for common sparse patterns [...] alongside a general path for irregular structures.
An asynchronous design naturally accommodates the variable latency of these competing paths, allowing the fastest path for the current data fragment to determine the completion time, achieving significant average-case speedups and power savings

the subsequent two decades have seen the synchronous paradigm solidify its dominance in general-purpose computing.
The thesis's focus on pure asynchronous design methods (QDI synthesis from CHP) remained a niche academic pursuit and did not translate into widespread commercial processor architectures.
the asynchronous design methodology it relies upon—formal synthesis from CHP into QDI circuits—faces significant practical hurdles.
The specific asynchronous mechanisms proposed here offer little compelling advantage over these established synchronous solutions

Watch